

**IN THE CLAIMS:**

Please amend the claims as follows:

1. (Currently Amended) A method of driving a liquid crystal display, comprising the steps of:

receiving a data enable signal from an interface circuit being input to a timing controller for indicating a time interval when a video data exists;

detecting an enable initiation time of the data enable signal;

generating a reset signal at of said enable initiation time of the data enable signal; and

resetting a source shift clock ~~for sampling the video data~~ in response to the reset signal, the source shift clock being used for sampling and latching the video data by a source driver that applies the video data into data lines formed on a liquid crystal display panel,

wherein the source shift clock is reset at said enable initiation time in response to the reset signal irrespective of a change in the number of dot clocks upon conversion of a resolution mode.

2. (Currently Amended) The method according to claim 1, further comprising the steps of:

sampling and then latching the video data in response to the source shift clock;

applying the latched video data to data lines of ~~[[a]]~~ the liquid crystal display panel; and sequentially applying scanning pulses to gate lines of the liquid crystal display panel.

3. (Currently Amended) A driving apparatus for a liquid crystal display, comprising:  
a source shift clock reset unit to detect an enable initiation time of a data enable signal from an interface circuit being input to a timing controller for indicating a time interval when a video data exists to generate a reset signal; and

a reference clock generator to generate a source shift clock for sampling the video data at said enable initiation time, the source shift clock being used for sampling and latching the video data by a source driver that applies the video data into data lines formed on a liquid crystal

display panel,

wherein the source shift clock is reset at said enable initiation time in response to the reset signal irrespective of a change in the number of dot clocks upon conversion of a resolution mode.

4. (Currently Amended) The driving apparatus according to claim 3, further comprising[[:]]

~~a liquid crystal display panel having liquid crystal cells provided at pixel areas between the data lines and the gate lines perpendicularly crossing each other and thin film transistors provided at intersections between the data lines and the gate lines to drive the liquid crystal cells;~~

~~a source driver for sampling and then latching the video data in response to the source shift clock and for applying the latched data to the data lines of the liquid crystal display panel;~~  
and

a gate driver for sequentially applying scanning pulses to the gate lines of the liquid crystal display panel to select scanning lines[[:]],

wherein the liquid crystal display panel includes liquid crystal cells provided at pixel areas between the data lines and the gate lines perpendicularly crossing each other and thin film transistors provided at intersections between the data lines and the gate lines to drive the liquid crystal cells, and the timing controller controls the source driver and the gate driver.

5. (Previously Presented) The driving apparatus according to claim 4, wherein the source shift clock reset unit and the reference clock generator are included in the timing controller.

6. (Previously Presented) A driving apparatus for a liquid crystal display, comprising:  
a source shift clock reset unit to detect an enable initiation time of a data enable signal for indicating a time interval when a vide data exists to generate a reset signal; and

a reference clock generator to generate a source shift clock for sampling the video data at said enable initiation time, the source shift clock being reset at said enable initiation time in

response to the reset signal,

wherein the source shift clock reset unit includes:

a D flip-flop to receive the data enable signal and a dot clock via an input line to delay the data enable signal in accordance with the dot clock;

an inverter to invert the delayed data enable signal;

an AND gate for making a logical product operation of the delayed and inverted enable signal and the data enable signal from the input line to generate a high logic signal for indicating an enable initiation time of the data enable signal; and

a reset part to generate a reset signal for resetting the source shift clock in response to the high logic signal generated in the AND gate.

7. (Canceled).